SciELO - Scientific Electronic Library Online

 
vol.9 número3An architecture for design and planning of mobile television networksA New Variable Step-Size NLMS Algorithm and its Performance Evaluation in Echo Cancelling Applications índice de autoresíndice de materiabúsqueda de artículos
Home Pagelista alfabética de revistas  

Servicios Personalizados

Revista

Articulo

Indicadores

Links relacionados

  • No hay artículos similaresSimilares en SciELO

Compartir


Journal of applied research and technology

versión On-line ISSN 2448-6736versión impresa ISSN 1665-6423

Resumen

VEGA-RAMIREZ, A. A.  y  PEREZ-SILVA, J. L.. Digital Implementation of a Logical Functor on a PLD. J. appl. res. technol [online]. 2011, vol.9, n.3, pp.291-301. ISSN 2448-6736.

A digital circuit was implemented on a PLD to emulate the concept of logical functor physically, element from which all the Boolean connectors that exist can be generated. With this circuit, based on the Mc Cullock and Pitts neuron model and operating in agreement with the theory of the functor, several tests were carried out, starting from the application of values to the group of inputs that are considered as the threshold value that governs the behavior of the operator as well as to the group of inputs that are operated by the connector through this threshold. The obtained results present characteristics of behavior that refer to the above mentioned different Boolean operations. In these results, the utility of this functor is observed since it can be manipulated to solve diverse operation necessities, without requiring any connections or alterations to the existing system.

Palabras llave : Logic functor; time dependent logic; electronics neuron model.

        · resumen en Español     · texto en Inglés     · Inglés ( pdf )

 

Creative Commons License Todo el contenido de esta revista, excepto dónde está identificado, está bajo una Licencia Creative Commons