SciELO - Scientific Electronic Library Online

 
vol.5 número1Mean receiver power prediction for indoors 802.11 WLANS using the ray tracing techniqueStructure of the Spanish system of satellite of communications índice de autoresíndice de materiabúsqueda de artículos
Home Pagelista alfabética de revistas  

Servicios Personalizados

Revista

Articulo

Indicadores

Links relacionados

  • No hay artículos similaresSimilares en SciELO

Compartir


Journal of applied research and technology

versión On-line ISSN 2448-6736versión impresa ISSN 1665-6423

J. appl. res. technol vol.5 no.1 Ciudad de México abr. 2007

 

2x voltage generator analytical model

 

E. Vargas-Calderón1, F. Sandoval-Ibarra2, E. Montoya-Suárez2 & O. Corona-Murguía2

 

1 Intel-Tecnología de México S. A. de C. V., Periférico Sur 7980 Edif. 4-E, 45600 Tlaquepaque, Jalisco, Mexico

2 CINVESTAV-Guadalajara Unit, Av. Científica 1145, Col. El Bajío, 45010 Zapopan, Jalisco, Mexico, sandoval@cts-design.com

 

Abstract

Since portable systems and processing power applications demand efficient power consumption, this paper deals with the development of an analytical model based on the on-resistance effect of MOS switches to design a silicon-based char-pump voltage generator (VG). This model that is developed for adding design parameters under the designer's control is a useful design tool to quickly estimate the VG's performance in the time domain. Numerical results are compared with transistor-level simulation to validate not only the analytical model, but also to estimate the integration area of a silicon-based VG. It was found that an on-resistance ranging from zero to 50 Ω presents a relative error of 2%. Experimental results show the usefulness of the proposed design model.

Keywords: Keywords: CAD; circuit theory; power electronics.

PACS: 84.40.Bh; 84.30.Bv; 84.30.Jc.

 

DESCARGAR ARTÍCULO EN FORMATO PDF

 

6. REFERENCES

[1] Callias, F., François, H., Salchli, H., Girard D. A set of Four IC's in CMOS Technology for a Programmable Hearing Aid, IEEE Journal of Solid-State Circuits, Vol. 24, No 2, April 1989.         [ Links ]

[2] Silva, J.M. A Switched capacitor Double Voltage Generator, Proc. of the IEEE Midwest Symposium on Circuits and Systems, pp. 177-180, Laffayette USA, 1994.         [ Links ]

[3] H. Pooya Forghani-zadeh, and Rincón-Mora, Gabriel A. An Accurate, Continuos, and Lossless Self-Learning CMOS Current-Sensing Scheme for Inductor-Based DC-DC Converters, IEEE J. of Solid-State Circuits, vol. 42, No. 3, pp. 665-679, March 2007.         [ Links ]

[4] Terry, J. et al., Sampled Analog Filtering Using Switched Capacitors as Resistors Equivalents, IEEE J. of Solid-State Circuits, vol. SC-12, No. 6, pp. 592-599, 1977.         [ Links ]

[5] Neuteboom, H., Ben M. J. Kup, Janssens M. A DSP-Based Hearing Instrument IC, IEEE Journal of Solid-State Circuits, Vol. 32, No 11, November 1997.         [ Links ]

[6] Vargas, C.E. Analysis and Design of a Voltage Doubler for Portable Applications, M. Sc. Thesis, September 2005, CINVESTAV-Guadalajara Unit, Mexico (in Spanish).         [ Links ]

[7] Montoya, S. E., Basic Blocks for designing a DPLL, M. Sc. Thesis, October 2002, CINVESTAV-Guadalajara Unit, Mexico (in Spanish).         [ Links ]

[8] Montoya, S. E. Development of an ATE, Ph. D. Thesis, CINVESTAV-Guadalajara Unit, Mexico (in progress).         [ Links ]

Creative Commons License Todo el contenido de esta revista, excepto dónde está identificado, está bajo una Licencia Creative Commons